



Fig. 1

IC	C1	C2	Cn	ChSC
IP	P1	P2	Pn	ChSP
IL	L1	L2	Ln	ChSL
SW Emulation Program					

Fig. 2